Example Image´ó·¢28

ÔÚÕâÀï¸æËßÎÒÃÇÄúµÄÐèÇó°É

ÎÒÃÇ¿ÉÒÔ¸ü¿ìµÄÏàʶÄúµÄÐèÇó
ÆóÒµÈ˲ÅÕÐÆ¸ÐèÇó·´Ïì

È˲ÅÐèÇó


ÁªÏµÈË&ÁªÏµ·½·¨


ÔÚÕâÀï¸æËßÎÒÃÇÄúµÄÐèÇó°É

ÎÒÃÇ¿ÉÒÔ¸ü¿ìµÄÏàʶÄúµÄÐèÇó
ÆóÒµÍÅÅà±íµ¥
´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾

½ÒÃØ£¡FPGA ¹¤³ÌʦδÀ´Ê®Äê¸ßн ¡°ÃÜÂ롱

¼ÒÈËÃÇ£¬£¬£¬£¬£¬½ñÌì±ØÐèÀ´Éî¶ÈÆÊÎöһϠFPGA ¹¤³ÌʦÔÚδÀ´Ê®ÄêµÄн×Ê×ßÏò¡£¡£¡£¡£

´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾

ÔÚ¾ºÕùÇ¿Áҵİ뵼ÌåÁìÓò£¬£¬£¬£¬£¬FPGA µÄÖ÷ÒªÐÔ²»ÑÔ¶øÓ÷¡£¡£¡£¡£ÒÔµ±ÏÂÈÈÃÅÁìÓòΪÀý£¬£¬£¬£¬£¬ÔÚ 5G ͨѶÖУ¬£¬£¬£¬£¬Æä¶Ô¸ßËÙÐźŴ¦Öóͷ£ÓëµÍÑÓ³Ù´«ÊäµÄÑÏ¿ÁÒªÇ󣬣¬£¬£¬£¬FPGA ÒÀ¸½ÎÞаÇÒǿʢµÄ²¢Ðд¦Öóͷ£ÄÜÁ¦ÍêÃÀÊÊÅä¡£¡£¡£¡£ÔÚÅÉú³¤µÄÈ˹¤ÖÇÄÜÁìÓò£¬£¬£¬£¬£¬ÎÞÂÛÊÇÉî¶Èѧϰģ×ӵĿìËÙµü´ú£¬£¬£¬£¬£¬Õվɴó¹æÄ£Êý¾ÝµÄʵʱÆÊÎö£¬£¬£¬£¬£¬FPGA ¶¼Ê©Õ¹×ÅÒªº¦×÷Óᣡ£¡£¡£Æû³µ×Ô¶¯¼ÝÊ»ÁìÓòÒàÊÇÔÆÔÆ£¬£¬£¬£¬£¬³µÁ¾ÐèÒª¶Ô´ó×Ú´«¸ÐÆ÷Êý¾Ý¾ÙÐиßËÙ¡¢¾«×¼´¦Öóͷ£ÒÔ°ü¹ÜÐÐÊ»Çå¾²£¬£¬£¬£¬£¬FPGA ÕýÊÇÕâÒ»Àú³ÌµÄ½¹µãÖ§³Ö¡£¡£¡£¡£

´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾

¾ÍÄÃÌØË¹À­À´Ëµ£¬£¬£¬£¬£¬Æä×Ô¶¯¼ÝÊ»¼¼ÊõÖоͽÓÄÉÁË FPGA¡£¡£¡£¡£ÌØË¹À­µÄ Tesla FSD оƬÊÇÒ»¿î»ùÓÚÈýÐÇ 14nm FinFET ¹¤ÒÕÖÆÔìµÄ FPGA оƬ£¬£¬£¬£¬£¬¼¯³ÉÁË 60 ÒÚ¸ö¾§Ìå¹ÜºÍ 2.5 ÒÚ¸öÂß¼­ÃÅ£¬£¬£¬£¬£¬ÓµÓÐ 32MB SRAM »º´æÒÔ¼° 96¡Á96 ³Ë¼ÓÕóÁУ¬£¬£¬£¬£¬Ã¿¿Å´¦Öóͷ£Æ÷ÄÚ²¿¶à´ï 12 ¸ö ARM A72 CPU ½¹µã¡£¡£¡£¡£Õâ¿îоƬÐÔÄÜǿʢ£¬£¬£¬£¬£¬Ã¿¿Å´¦Öóͷ£Æ÷ÿÃë¿É´¦Öóͷ£ 1TB Êý¾Ý£¬£¬£¬£¬£¬±ê³ÆÐÔÄÜ 36TOPS£¬£¬£¬£¬£¬Á½¿éоƬºÏ¼Æ 72TOPS£¬£¬£¬£¬£¬¶ø¹¦ºÄ½öΪÿӢÀïÔ¼ 250W£¬£¬£¬£¬£¬½öÊÇ NVIDIA ¼Æ»®µÄÆß·ÖÖ®Ò»£¬£¬£¬£¬£¬±¾Ç®Í¬ÑùÖ»ÓÐÆß·ÖÖ®Ò»¡£¡£¡£¡£±ðµÄ£¬£¬£¬£¬£¬¸ÃоƬ»¹Å䱸רÃÅ×ÔÁ¦µÄÇ徲ģ¿£¿£¿£¿£¿£¿é£¬£¬£¬£¬£¬½öÔËÐмÓÃܵÄÌØË¹À­Èí¼þ£¬£¬£¬£¬£¬Á½¿Å´¦Öóͷ£Æ÷Ï໥×ÔÁ¦£¬£¬£¬£¬£¬¼´±ãÒ»¸ö·ºÆðÎÊÌ⣬£¬£¬£¬£¬ÁíÒ»¸öÒ²ÄÜÕÕ³£ÊÂÇ飬£¬£¬£¬£¬¼«´óµØÌá¸ßÁË×Ô¶¯¼ÝʻϵͳµÄ¿É¿¿ÐÔ¡£¡£¡£¡£

Ëæ×ſƼ¼³ÊÖ¸Êý¼¶Éú³¤£¬£¬£¬£¬£¬ÕâÐ©Ç°ÑØÁìÓò¶Ô FPGA µÄÒÀÀµË®Æ½ÓëÈÕ¾ãÔö¡£¡£¡£¡£¾ÝȨÍþÐÐÒµµ÷Ñлú¹¹Õ¹Íû£¬£¬£¬£¬£¬Î´À´ÎåÄ꣬£¬£¬£¬£¬FPGA Ïà¹ØÊг¡¹æÄ£½«ÒÔÿÄ곬 20% µÄËÙÂÊÔöÌí¡£¡£¡£¡£ÐèÇóµÄ¼¤Ôö£¬£¬£¬£¬£¬Ö±½Ó·´Ó¦ÔÚ¶Ô FPGA ¹¤³ÌʦµÄÈ˲ſÊÇóÉÏ¡£¡£¡£¡£

´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾
´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾

ÏÖÔÚ£¬£¬£¬£¬£¬ÔÚÈ˲ÅÊг¡ÉÏ£¬£¬£¬£¬£¬FPGA ¹¤³Ìʦºã¾Ã´¦ÓÚÇó¹ýÓÚ¹©µÄ״̬¡£¡£¡£¡£¾ÝÖ°ÓѼ¯Êý¾ÝÏÔʾ£¬£¬£¬£¬£¬ÌìÏ FPGA ¹¤³ÌʦµÄƽ¾ùÔÂнµÖ´ïÁË 28,000 Ôª×óÓÒ¡£¡£¡£¡£ÔÚÒ»Ïß¶¼»á£¬£¬£¬£¬£¬×ÊÉî FPGA ¹¤³ÌʦÄêнÇáËÉÍ»ÆÆ 50 Íò£¬£¬£¬£¬£¬²¿·Ö¼¼Êõ¾«Õ¿¡¢ÂÄÀú¸»ºñµÄר¼Ò£¬£¬£¬£¬£¬ÄêнÉõÖÁÄÜÁè¼Ý°ÙÍò¡£¡£¡£¡£Ö®ÒÔÊÇн×ÊÔÆÔÆ¿É¹Û£¬£¬£¬£¬£¬ÊÇÓÉÓÚ×÷ÓýÒ»ÃûרҵµÄ FPGA ¹¤³Ìʦ¼«Îª²»Òס£¡£¡£¡£ËûÃDz»µ«ÒªÐÑÄ¿ÖØ´óµÄÓ²¼þµç·Éè¼Æ¡¢Ð¾Æ¬¼Ü¹¹£¬£¬£¬£¬£¬»¹µÃÊìÁ·ÕÆÎÕ Verilog¡¢VHDL µÈÓ²¼þÐÎòÓïÑÔ£¬£¬£¬£¬£¬ÒÔ¼° C/C++ µÈÈí¼þ±à³Ì£¬£¬£¬£¬£¬Í¬Ê±¶ÔÖÖÖÖËã·¨Ò²ÒªÓÐÉîÈëÃ÷È·£¬£¬£¬£¬£¬Ãż÷¼«¸ß¡£¡£¡£¡£

´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾
Screenshot

»ùÓÚÄ¿½ñÐÐÒµÇ÷ÊÆÓëÈ˲Ź©Ðè¹ØÏµ£¬£¬£¬£¬£¬Î´À´Ê®Ä꣬£¬£¬£¬£¬FPGA ¹¤³ÌʦÇó¹ýÓÚ¹©µÄÊ±ÊÆ»òÐíÂʲ»»á¸Ä±ä¡£¡£¡£¡£ÕâÒ²¾ÍÒâζ×Å£¬£¬£¬£¬£¬FPGA ¹¤³ÌʦһÁ¬¸ßнÊÇ»òÐíÂÊÊÂÎñ¡£¡£¡£¡£ÈôÊÇÓÐСͬ°éÕýÃé×¼Õâ¸öÈüµÀ£¬£¬£¬£¬£¬Ïë̤ÈëÕâ¸öÐÐÒµ£¬£¬£¬£¬£¬ÖÁÐıðÔÙÓÌÔ¥£¬£¬£¬£¬£¬¸ÏæÐж¯ÆðÀ´£¡

´ó·¢28¡¤(ÖйúÓÎ)¹Ù·½ÍøÕ¾
¡¾ÍøÕ¾µØÍ¼¡¿¡¾sitemap¡¿